




## P-Channel Enhancement Mode Field Effect Transistor



Top View

**SOT-23**



### Product Summary

- $V_{DS}$  -20V
- $I_D$  -3.4A
- $R_{DS(ON)}$  (at  $V_{GS}=-4.5V$ ) <51mohm
- $R_{DS(ON)}$  (at  $V_{GS}=-2.5V$ ) <67mohm
- $R_{DS(ON)}$  (at  $V_{GS}=-1.8V$ ) <91mohm
- 100%  $\nabla V_{DS}$  Tested

### General Description

- Trench Power LV MOSFET technology
- High Power and Current handling capability
- Low Gate Charge

### Applications

- PWM applications
- Power management
- Load switch

#### - Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		$V_{DS}$	-20	V
Gate-source Voltage		$V_{GS}$	$\pm 10$	V
Drain Current	$T_A=25^\circ\text{C}$	$I_D$	-3.4	A
	$T_A=70^\circ\text{C}$		-2.7	
Pulsed Drain Current <sup>A</sup>		$I_{DM}$	-14	A
Total Power Dissipation	$T_A=25^\circ\text{C}$	$P_D$	1	W
	$T_A=70^\circ\text{C}$		0.64	W
Thermal Resistance Junction-to-Ambient <sup>B</sup>		$R_{\theta JA}$	125	$^\circ\text{C}/\text{W}$
Junction and Storage Temperature Range		$T_J, T_{STG}$	-55~+150	$^\circ\text{C}$

#### - Ordering Information (Example)

PREFERRED P/N <small>推荐</small>	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
ELV2076RPO	F2	E76RP	3000	30000	120000	7 "feet

■ Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DS}}$	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=-250\mu\text{A}$	-20			V
Zero Gate Voltage Drain Current	$\text{I}_{\text{DS}}$	$\text{V}_{\text{DS}}=-20\text{V}, \text{V}_{\text{GS}}=0\text{V}$		-1		$\mu\text{A}$
Gate-Body Leakage Current	$\text{I}_{\text{GSS}}$	$\text{V}_{\text{GS}}=\pm 10\text{V}, \text{V}_{\text{DS}}=0\text{V}$		$\pm 100$		nA
Gate Threshold Voltage	$\text{V}_{\text{GSPN}}$	$\text{V}_{\text{DS}}= \text{V}_{\text{GS}}, \text{I}_D=-250\mu\text{A}$	-0.4	-0.62	-1.0	V
Static Drain-Source On-Resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=-4.5\text{V}, \text{I}_D=-3.4\text{A}$		42	51	mΩ
		$\text{V}_{\text{GS}}=-2.5\text{V}, \text{I}_D=-3.0\text{A}$		55	67	
		$\text{V}_{\text{GS}}=-1.8\text{V}, \text{I}_D=-2.5\text{A}$		76	91	
Diode Forward Voltage	$\text{V}_{\text{SD}}$	$\text{I}_S=-3.4\text{A}, \text{V}_{\text{GS}}=0\text{V}$			-1.2	V
<b>Dynamic Parameters</b>						
Input Capacitance	$\text{C}_{\text{iss}}$	$\text{V}_{\text{DS}}=-10\text{V}, \text{V}_{\text{GS}}=0\text{V}, f=1\text{MHz}$		438		pF
Output Capacitance	$\text{C}_{\text{oss}}$			76		
Reverse Transfer Capacitance	$\text{C}_{\text{trs}}$			62		
<b>Switching Parameters</b>						
Total Gate Charge	$\text{Q}_g$	$\text{V}_{\text{GS}}=-4.5\text{V}, \text{V}_{\text{DS}}=-10\text{V}, \text{I}_D=-3.4\text{A}$		5.41		nC
Gate-Source Charge	$\text{Q}_{\text{gs}}$			1.17		
Gate-Drain Charge	$\text{Q}_{\text{gd}}$			1.24		
Reverse Recovery Charge	$\text{Q}_{\text{rr}}$	$I_F=-3.4\text{A}, d/dt=100\text{A/us}$		4		ns
Reverse Recovery Time	$t_{\text{rr}}$			24.5		
Turn-on Delay Time	$t_{\text{Q(on)}}$			6.4		
Turn-on Rise Time	$t_r$	$\text{V}_{\text{GS}}=-4.5\text{V}, \text{V}_{\text{DS}}=-10\text{V}, \text{I}_D=-1\text{A}$ $R_{\text{GEN}}=3\Omega$		21.8		
Turn-off Delay Time	$t_{\text{Q(off)}}$			37.4		
Turn-off fall Time	$t_f$			34		

 A. Pulse Test: Pulse Width  $\leq 300\text{us}$ , Duty cycle  $\leq 2\%$ .

 B.  $R_{\text{JA}}$  is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\text{JC}}$  is guaranteed by design, while  $R_{\text{CA}}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

■ Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge

## ■ Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge




Figure7. Safe Operation Area




Figure8. Maximum Continuous Drain Current vs Ambient Temperature













Figure9. Normalized Maximum Transient Thermal Impedance



- SOT-23 Package information



SYMBOL	DIMENSIONS			Millimeter		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.035	---	0.045	0.900	---	1.150
A1	0.000	---	0.004	0.000	---	0.100
A2	0.035	0.038	0.041	0.900	0.975	1.050
b	0.012	0.016	0.020	0.300	0.400	0.500
c	0.004	---	0.008	0.100	---	0.200
D	0.110	0.114	0.118	2.800	2.900	3.000
E	0.047	0.051	0.055	1.200	1.300	1.400
E1	0.089	0.094	0.100	2.250	2.400	2.550
e	0.037TYP			0.950TYP		
e1	0.071	0.075	0.079	1.800	1.900	2.000
L	0.022REF			0.550REF		
L1	0.012	0.016	0.020	0.300	0.400	0.500
$\theta$	0°	---	8°	0°	---	8°

NOTE:

- 1.PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
- 2.TOLERANCE 0.1mm UNLESS OTHERWISE SPECIFIED.
- 3.THE PAD LAYOUT IS FOR REFERENCE PURPOSES ONLY.

