




**N-Channel Enhancement Mode Field Effect Transistor****SOT-23****Product Summary**

- $V_{DS}$  60V
- $I_D$  3A
- $R_{DS(ON)}$  (at  $V_{GS}=10V$ ) <100m ohm
- $R_{DS(ON)}$  (at  $V_{GS}=4.5V$ ) <120m ohm
- 100%  $\nabla V_{DS}$  Tested

**General Description**

- Trench Power MV MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low  $R_{DS(ON)}$

**Applications**

- DC-DC Converters
- Power management functions

**Absolute Maximum Ratings ( $T_A=25^\circ C$  unless otherwise noted)**

Parameter		Symbol	Limit	Unit
Drain-source Voltage		$V_{DS}$	60	V
Gate-source Voltage		$V_{GS}$	$\pm 20$	V
Drain Current	$T_A=25^\circ C$	$I_D$	3	A
	$T_A=70^\circ C$		2.4	
Pulsed Drain Current <sup>A</sup>		$I_{DM}$	12	A
Total Power Dissipation	$T_A=25^\circ C$	$P_D$	1.2	W
	$T_A=70^\circ C$		0.8	W
Thermal Resistance Junction-to-Ambient @ Steady State <sup>B</sup>		$R_{JUA}$	104	$^\circ C/W$
Junction and Storage Temperature Range		$T_J, T_{STG}$	-55~+150	$^\circ C$

**Ordering Information (Example)**

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
ELV6086RNO	F2	E86RN	3000	30000	120000	7 'reel

■ Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250 \mu\text{A}$	60			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=60\text{V}, V_{\text{GS}}=0\text{V}$			1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$			$\pm 100$	nA
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}= V_{\text{GS}}, I_{\text{D}}=250 \mu\text{A}$	0.9	1.3	2.0	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}= 10\text{V}, I_{\text{D}}=3\text{A}$		86	100	$\Omega$
		$V_{\text{GS}}= 4.5\text{V}, I_{\text{D}}=2\text{A}$		92	120	
Diode Forward Voltage	$V_{\text{SD}}$	$I_{\text{S}}=3\text{A}, V_{\text{GS}}=0\text{V}$			1.2	V
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=10\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHZ}$		409		$\text{pF}$
Output Capacitance	$C_{\text{oss}}$			50		
Reverse Transfer Capacitance	$C_{\text{rss}}$			41		
<b>Switching Parameters</b>						
Total Gate Charge	$Q_g$	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=30\text{V}, I_{\text{D}}=3\text{A}$		10.27		$\text{nC}$
Gate-Source Charge	$Q_{\text{gs}}$			1.65		
Gate-Drain Charge	$Q_{\text{gd}}$			2.11		
Reverse Recovery Charge	$Q_{\text{rr}}$	$I_{\text{F}}=3\text{A}, di/dt=100\text{A/us}$		6.99		$\text{ns}$
Reverse Recovery Time	$t_{\text{rr}}$			32.6		
Turn-on Delay Time	$t_{\text{D(on)}}$			3.6		
Turn-on Rise Time	$t_r$	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=30\text{V}, R_{\text{L}}=20\Omega, R_{\text{GEN}}=3\Omega$		17.6		$\text{ns}$
Turn-off Delay Time	$t_{\text{D(off)}}$			13		
Turn-off fall Time	$t_f$			23		

A. Pulse Test: Pulse Width≤300us,Duty cycle ≤2%.

B.  $\text{R}_{\text{eJA}}$  is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $\text{R}_{\text{eJC}}$  is guaranteed by design, while  $\text{R}_{\text{eJA}}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

■ Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. Drain-Source on Resistance




Figure 6. Drain-Source on Resistance




Figure7. Safe Operation Area




Figure8. Maximum Continuous Drain Current vs Ambient Temperature










Figure9. Normalized Maximum Transient Thermal Impedance





Resistive Switching Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms




Gate Charge Test Circuit & Waveform



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

## ■ SOT-23 Package information



SYMBOL	INCHES			Millimeter		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.035	---	0.045	0.900	---	1.150
A1	0.000	---	0.004	0.000	---	0.100
A2	0.035	0.038	0.041	0.900	0.975	1.050
b	0.012	0.016	0.020	0.300	0.400	0.500
c	0.004	---	0.008	0.100	---	0.200
D	0.110	0.114	0.118	2.800	2.900	3.000
E	0.047	0.051	0.055	1.200	1.300	1.400
E1	0.089	0.094	0.100	2.250	2.400	2.550
e	0.037TYP			0.950TYP		
e1	0.071	0.075	0.079	1.800	1.900	2.000
L	0.022REF			0.550REF		
L1	0.012	0.016	0.200	0.300	0.400	0.500
g	0*	---	8*	0*	---	8*

## NOTE:

- 1.PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
- 2.TOLERANCE 0.1mm UNLESS OTHERWISE SPECIFIED.
- 3.THE PAD LAYOUT IS FOR REFERENCE PURPOSES ONLY.

## Product Naming Rules

